

EXPERIMENT 9

Multiplexers & De-Multiplexers

Department of Electrical & Computer Engineering

I. OBJECTIVES:

- Examine the functions of multiplexers (MUX) and demultiplexers (DEMUX).
- Create an 8-to-1 MUX in schematic mode and simulate the design.
- Create a 1-of-8 DEMUX in schematic mode and test the design on a target board.
- Compare the characteristics of the 1-of-8 DEMUX with the 3-to-8 decoder.

II. MATERIALS:

- Xilinx Vivado software, student or professional edition V2018.2 or higher.
- IBM or compatible computer with Pentium III or higher, 128 M-byte RAM or more, and 8 G-byte Or larger hard drive.
- BASYS 3 Board.

III. DISCUSSION:

A multiplexer (MUX) is a logic circuit that channels two or more input data lines to one output data line. A MUX is also called a data selector. The routing of a particular data input to the output is controlled by the SELECT (or ADDRESS) inputs. Generally speaking, a MUX has N select inputs (address bits), 2N data inputs, and one data output. For example, an 8-to-1 MUX has eight data inputs, three select inputs, and one output.

Multiplexers are widely used in digital and data communication systems. They can perform data selection, data routing, operation sequencing, parallel-to-serial conversion, waveform generation, and logic-function generation. Multiplexers make it possible for several streams of digital data to be sent over one physical cable in a system called TDM (time-division-multiplexing) or TDMA (time-division-multiple-access).

A demultiplexer (DEMUX) performs the reverse operation of a MUX. A DEMUX is also called a data distributor. It selects a single data stream (channel) out of the several coming in and routes it to the appropriate output. The channel is chosen by putting its binary address on the select (address) inputs. A DEMUX has one data input, N select inputs, and 2^N output lines. For instance, a 1-of-16 DEMUX has one data input, four select inputs, and 16 outputs.

1. The 8-to-1 MUX (74151)

The 8-to-1 MUX accepts one of the eight data inputs and passes the data to the output depending on the status of the select lines. Table 10.1 describes the function of this MUX.



Figure 9.1 Diagram of 74151

○ = PIN NUMBERS

E	s ₂	s ₁	s ₀	I0	l ₁	l2	l3	I4	15	1 ₆	I7	Z	Ζ
Н	Х	Х	Х	Х	х	х	Х	Х	Х	Х	Х	Н	L
L	L	L	L	L	х	х	х	х	х	х	Х	н	L
L	L	L	L	н	х	х	х	х	х	х	Х	L	Н
L	L	L	Н	х	L	Х	х	х	х	х	Х	н	L
L	L	L	Н	х	Н	х	х	х	х	х	Х	L	Н
L	L	Н	L	х	х	L	х	х	х	х	Х	н	L
L	L	Н	L	х	х	Н	х	х	х	х	Х	L	Н
L	L	Н	Н	х	х	х	L	х	х	х	Х	н	L
L	L	Н	Н	х	х	х	Н	х	х	х	Х	L	Н
L	н	L	L	х	х	х	х	L	х	х	Х	н	L
L	н	L	L	х	х	х	х	н	х	х	Х	L	Н
L	н	L	н	х	х	х	х	х	L	х	Х	н	L
L	н	L	Н	х	х	х	х	х	Н	х	Х	L	Н
L	н	Н	L	х	х	х	х	х	х	L	Х	н	L
L	н	Н	L	х	х	х	х	х	х	Н	Х	L	Н
L	н	н	н	х	х	х	х	х	х	х	L	н	L
L	Н	н	н	х	х	х	x	x	х	х	н	L	н

TRUTH TABLE

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Table 9.2 Truth Table for the 8-to-1 MUX (74151)

Page 2 | 17

In the truth table, E is the gate (enable) input and A, B, and C are select inputs; Io through I7 are data inputs. Since the enable input is active-low, an input channel can be selected only when the enable line is LOW. An input channel is selected by placing its binary address on the inputs A, B, and C. For example, when **ABC**=110, the output on **Y** will be the **D**₆ bit stream.

2. The 1-of-8 DEMUX

In CPLD Experiment 8, we examined decoders. Given a 3-to-8 decoder with an enable input, we had three data inputs, one enable input, and eight outputs. However, the same circuit can be used for a different function. Specifically, we can use the enable input as a data input, and the three data inputs as select inputs. The result is that the 3-to-8 decoder becomes a 1-of-8 demultiplexer, as illustrated in Figure 10.1 below.

Figure 9.3



IV. PROCEDURE: Section I. The 8-to-1 MUX

1. Open Xilinix Vivado and in the Xilinx-Project Navigator window, Quick start, New Project.

Page 3 | 17

2. Choose "RTL Project" and check the "Do not specify sources at this time" as we will configure all the settings manually through the navigator from inside the project.

🝌 New	/ Project	\times
Proje Specif	y the type of project to create.	4
۲	BTL Project You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis. Do not specify sources at this time	
\bigcirc	Post-synthesis Project: You will be able to add sources, view device resources, run design analysis, planning and implementation.	
\odot	J/O Planning Project Do not specify design sources. You will be able to view part/package resources.	
\bigcirc	Imported Project Create a Vivado project from a Synplify, XST or ISE Project File.	
\bigcirc	Example Project Create a new Vivado project from a predefined template.	
?	< <u>Back</u> <u>N</u> ext > <u>Finish</u>	Cancel

- 3. Select New Source... and the New window appears. In the New window, choose Schematic, type your file name (such as *MUX*) in the File Name editor box, click on OK, and then click on the Next button.
- 4. In the Xilinx Project Navigator window, select the following
 - Category: "General Purpose"
 - Family: "Artix-7"
 - Package: "cpg236"
 - Speed: "-1"
 - Choose "xc7a35tcpg236-1" that corresponds to the board we are using.
 - Then choose Finish.

5. The Define Module Window that will appear, we will choose the input and output labels for the gates under investigation in this experiment as shown below.

🝌 D	efine Module								×	
Def For N F	ine a module a each port spec ISB and LSB va orts with blank odule Definition	and sp cified: alues v name	ecify I/(vill be s will r	D Ports ignore not be n	to add t d unless written.	o your s its Bus	ource file. column is checked.		*	
	Entity name: MUX									
	Architecture name: Behavioral									
	I/O Port Defini	tions								
	+ -	1	+							
	Port Name	Direc	tion	Bus	MSB	LSB				
	D	in	~	\checkmark	7	0				
	S	in	~	\checkmark	2 \$	0				
	Y	out	~		0	0				
?)							ОК	Cancel	

6. In the "MUX.vhd" created file, type the gates equivalent VHDL code for the 8 X 1 MUX between the "begin" and "end Behavioral" as follows and then save the file.



7. Next, we need to add To add a constraint file with the".xdc" extension, as following:

```
11 ## Switches
12 set property PACKAGE_PIN V17 [get_ports {D[0]}]
13
        set property IOSTANDARD LVCMOS33 [get ports {D[0]}]
14 set property PACKAGE_PIN V16 [get ports {D[1]}]
15
        set property IOSTANDARD LVCMOS33 [get ports {D[1]}]
16
    set property PACKAGE_PIN W16 [get ports {D[2]}]
17
        set property IOSTANDARD LVCMOS33 [get ports {D[2]}]
18 set property PACKAGE_PIN W17 [get ports {D[3]}]
19
        set property IOSTANDARD LVCMOS33 [get ports {D[3]}]
20 :
   set_property PACKAGE_PIN W15 [get_ports {D[4]}]
        set property IOSTANDARD LVCMOS33 [get ports {D[4]}]
21
22 | set property PACKAGE_PIN V15 [get ports {D[5]}]
23
        set property IOSTANDARD LVCMOS33 [get ports {D[5]}]
   set property PACKAGE_PIN W14 [get_ports {D[6]}]
24
       set property IOSTANDARD LVCMOS33 [get ports {D[6]}]
25
26
   set_property PACKAGE_PIN W13 [get_ports {D[7]}]
27
        set property IOSTANDARD LVCMOS33 [get ports {D[7]}]
28
   set property PACKAGE_PIN V2 [get ports {S[0]}]
29
        set property IOSTANDARD LVCMOS33 [get ports {S[0]}]
   set property PACKAGE_PIN T3 [get ports {S[1]}]
30
31
        set property IOSTANDARD LVCMOS33 [get ports {S[1]}]
32 set property PACKAGE_PIN T2 [get ports {S[2]}]
        set property IOSTANDARD LVCMOS33 [get ports {S[2]}]
33 :
46 ## LEDs
47 | set property PACKAGE PIN U16 [get ports {Y}]
        set property IOSTANDARD LVCMOS33 [get ports {Y]]
48
```

8. From the tool tab choose the play button and then "Run Implementation". Select "Number of jobs" =1 and then press OK.

Launch Runs	×
Launch the selected synthesis or implementation runs.	2
Launch <u>d</u> irectory: See Sefault Launch Directory>	~
Options	
● Launch runs on local host: Number of jobs: 1 ✓	
○ <u>G</u> enerate scripts only	
Don't show this dialog again	
OK Cancel	
	D a
	ГС

| 17

9. The implementation errors window will appear if any or the successfully completed window. From this window select "Generate Bitstream" and then OK. This will make the software generate ".bin" file to be used in programing the hardware BAYAS 3.

Implementation Completed	\times
Implementation successfully completed.	
Open Implemented Design	
Generate Bitstream	
◯ <u>V</u> iew Reports	
Don't show this dialog again	
OK Cancel	

10. The next window will appear in which choose "Open Hardware Manger", connect the Hardware Kit to the USB port and then press OK.

Next	mented Design	
<u>V</u> iew Report	ts	
Open <u>H</u> ardv	vare Manager	
◯ <u>G</u> enerate M	emory Configuration File	e
	dialog again	
	ОК	Cancel

| 17

- 11. From the window appears, select the ".bin" file from the Project you create by browsing for the generated ".bit file" under the ".runs" folder and program the board then press OK.
- 12. Complete the following truth table based on the output from your board

Se	electi	on	Data Inputs									puts
S2	S1	SO	D0	D1	D2	D3	D4	D5	D6	D7	Y	W=Y'
x	х	х	х	x	х	х	х	х	х	х	0	1
0	0	0	0	Х	Х	Х	Х	Х	Х	Х	0	1
0	0	0	1	Х	Х	Х	Х	Х	Х	Х	1	0
<u> </u>	I	I	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>			

Section II. The 1-to-8 DEMUX

- 1. Repeat steps from 1 to 5 in section I
- 2. The Define Module Window that will appear, we will choose the input and output labels for the gates under investigation in this experiment as shown below.

🝌 Define Module											×
Define a module and specify I/O Ports to add to your source file. For each port specified: MSB and LSB values will be ignored unless its Bus column is checked. Ports with blank names will not be written.											
Mo	dule Definition										
	Entity name: DEMUX										
	Architecture name: Behavioral										
	I/O Port Defini	tions									
	+ -	†	¥								
	Port Name	Direc	tion	Bus	MSB	LSB					
	Υ	in	~		0	0					^
	Α	in	~	\checkmark	2	0					
	D	out	~	\checkmark	7	0					~
?)								ОК		Cancel

3. In the "DEMUX.vhd" created file, type the gates equivalent VHDL code for the 1-to-8 DEMUX between the "begin" and "end Behavioral" as follows and then save the file.

```
31 -- library UNISIM;
32 — --use UNISIM.VComponents.all;
33
34 🖯 entity DEMUX is
35
         Port ( Y : in STD LOGIC;
36
                A : in STD LOGIC VECTOR (2 downto 0);
                D : out STD LOGIC VECTOR (7 downto 0));
37
38 🔶 end DEMUX;
39
40 🖯 architecture Behavioral of DEMUX is
41 | begin
42 🗇 u1 : process (Y,A)
43 !
     variable temp : std logic vector(0 to 7);
      begin -- process ul
44
45 🖯
        case A is
         when "000" => temp := "0000000"sY;
46
47
          when "001" => temp := "000000"&Y&'0';
48 ;
         when "010" => temp := "00000"&Y&"00";
49
          when "011" => temp := "0000"&Y&"000";
50
         when "100" => temp := "000"&Y&"0000";
51
         when "101" => temp := "00"&Y&"00000";
         when "110" => temp := "0"&Y&"000000";
52
53 ¦
          when "111" => temp := Y&"0000000";
54
           when others => null;
55 A
        end case;
56
        D <= temp;</p>
57 🗀
     end process ul;
58 	end Behavioral;
```

4. Next, we need to add To add a constraint file with the".xdc" extension, as following:

```
11 ## Switches
12 set_property PACKAGE_PIN V17 [get_ports {Y}]
13 set_property IOSTANDARD LVCMOS33 [get_ports {Y}]
14 set_property PACKAGE_PIN V16 [get_ports {A[0]}]
15 set_property IOSTANDARD LVCMOS33 [get_ports {A[0]}]
16 set_property PACKAGE_PIN W16 [get_ports {A[1]}]
17 set_property IOSTANDARD LVCMOS33 [get_ports {A[1]}]
18 set_property PACKAGE_PIN W17 [get_ports {A[2]}]
19 set_property IOSTANDARD LVCMOS33 [get_ports {A[2]}]
```

```
Page 10 | 17
```

```
46 ## LEDs
47 set property PACKAGE_PIN U16 [get ports {D[0]}]
48
        set property IOSTANDARD LVCMOS33 [get ports {D[0]}]
49 set property PACKAGE_PIN E19 [get ports {D[1]}]
50
        set property IOSTANDARD LVCMOS33 [get ports {D[1]}]
51
    set property PACKAGE_PIN U19 [get_ports {D[2]}]
        set property IOSTANDARD LVCMOS33 [get ports {D[2]}]
52
53 | set property PACKAGE_PIN V19 [get ports {D[3]}]
        set property IOSTANDARD LVCMOS33 [get ports {D[3]}]
54
55 | set property PACKAGE_PIN W18 [get ports {D[4]}]
        set property IOSTANDARD LVCMOS33 [get ports {D[4]}]
56
57 | set property PACKAGE_PIN U15 [get ports {D[5]}]
58
        set property IOSTANDARD LVCMOS33 [get ports {D[5]}]
59 | set property PACKAGE_PIN U14 [get ports {D[6]}]
60
        set property IOSTANDARD LVCMOS33 [get ports {D[6]}]
61 set property PACKAGE_PIN V14 [get ports {D[7]}]
        set property IOSTANDARD LVCMOS33 [get ports {D[7]}]
62
```

- 5. Then "Run Implementation". Select "Number of jobs" =1 and then press OK. The implementation errors window will appear if any or the successfully completed window. From this window select "Generate Bitstream" and then OK. This will make the software generate ".bin" file to be used in programing the hardware BAYAS 3.
- 6. The next window will appear in which choose "Open Hardware Manger", connect the Hardware Kit to the USB port and then press OK.From the window appears, select the ".bin" file from the Project you create by browsing for the generated ".bit file" under the ".runs" folder and program the board then press OK.
- 7. Complete the following truth table based on the output from your board

Y 0 1 0 1 1 0 1	A2 0 0 0 0	A1 0 0	A0 0	D0	D1	D2	D3	D 4	DE	DC	DE
0 1 0 1 0 1	0 0 0 0	0	0	0			υv	D4	כע	D6	D 7
1 0 1 0 1	0 0 0	0	Λ		X	Х	Х	Х	Х	Х	Х
0 1 0 1	0	-	U	1	Х	Х	Х	Х	Х	Х	Х
1 0 1	0	0	1	Х	0	Х	Х	Х	Х	Х	Χ
0		0	1	Х	1	Х	Х	Х	Х	Х	X
1											
0											
1											
0											
1											
0											
1											
0											
1											
0											
1											
hecked b	У					_Date _					

Section III. MUX and DEMUX in One Circuit

- 1. Repeat steps from 1 to 5 in section I
- 2. The Define Module Window that will appear, we will choose the input and output labels for the gates under investigation in this experiment as shown below.

Define Module Define a module For each port spe MSB and LSB v Ports with blan	and sp cified: alues i k name	ecify I/ will be es will	O Ports ignore not be v	to add t d unless written.	o your s its Bus	ource file. column is che	ecked.		×		
Fotity pomo:	n		domuw								
Enuty name.	Entity name: mux_demux										
A <u>r</u> chitecture r	Architecture name: Behavioral										
I/O Port Defin	itions	+									
Port Name	Dire	ction	Bus	MSB	LSB						
1	in	~	\checkmark	3	0				^		
S	in	~	\checkmark	1	0						
D	out	~	\checkmark	3	0				~		
?								ОК	Cancel		

3. In the "mux_demux.vhd" created file, type the gates equivalent VHDL code for the 1-to-8 DEMUX between the "begin" and "end Behavioral" as follows and then save the file.

```
35
         Port ( I : in STD LOGIC VECTOR (3 downto 0);
36
                 S : in STD LOGIC VECTOR (1 downto 0);
37
                 D : out STD LOGIC VECTOR (3 downto 0));
38 - end mux demux;
39
40 🖯 architecture Behavioral of mux demux is
41
     signal X
                        : STD LOGIC;
42
43
     begin
44
45
     with S select
         X <= I(0) when "00",
46
47
               I(1) when "01",
               I(2) when "10",
48
49
               I(3) when "11",
50
               '0' when others;
51 E
      u2 : process (X,S)
52
               variable temp : std logic vector(0 to 3);
                begin -- process u1
53
54 E
                   case S is
55
                     when "00" => temp := "000" &X;
56
                     when "01" => temp := "00" & X& '0';
57
                    when "10" => temp := '0'&X&"00";
                    when "11" => temp := X&"000";
58
                     when others => null;
59
60 (~
                   end case;
61
                   D <= temp;
62 (-
               end process u2;
63 🔶 end Behavioral;
сı
```

4. Next, we need to add To add a constraint file with the".xdc" extension, as following:

```
11 | ## Switches
12 set property PACKAGE_PIN V17 [get_ports {I[0]}]
13
        set property IOSTANDARD LVCMOS33 [get ports {I[0]}]
14
   set property PACKAGE_PIN V16 [get ports {I[1]}]
15
        set property IOSTANDARD LVCMOS33 [get ports {I[1]}]
16 | set property PACKAGE_PIN W16 [get ports {I[2]}]
17
        set property IOSTANDARD LVCMOS33 [get ports {I[2]}]
18
    set property PACKAGE PIN W17 [get ports {I[3]}]
19
        set property IOSTANDARD LVCMOS33 [get ports {I[3]}]
20 | set property PACKAGE_PIN W15 [get ports {S[0]}]
21
        set property IOSTANDARD LVCMOS33 [get ports {S[0]}]
22 set property PACKAGE_PIN V15 [get ports {S[1]}]
23
        set property IOSTANDARD LVCMOS33 [get ports {S[1]}]
```

Page 14 | 17

```
60
    ## LEDs
61 | set property PACKAGE_PIN U16 [get ports {D[0]}]
62 i
       set property IOSTANDARD LVCMOS33 [get ports {D[0]}]
    set property PACKAGE_PIN E19 [get ports {D[1]}]
63 ;
        set property IOSTANDARD LVCMOS33 [get ports {D[1]}]
64
65 | set property PACKAGE_PIN U19 [get ports {D[2]}]
        set property IOSTANDARD LVCMOS33 [get ports {D[2]}]
66
67 | set property PACKAGE_PIN V19 [get ports {D[3]}]
        set property IOSTANDARD LVCMOS33 [get ports {D[3]}]
68 ¦
```

- 5. Then "Run Implementation". Select "Number of jobs" =1 and then press OK. The implementation errors window will appear if any or the successfully completed window. From this window select "Generate Bitstream" and then OK. This will make the software generate ".bin" file to be used in programing the hardware BAYAS 3.
- 6. The next window will appear in which choose "Open Hardware Manger", connect the Hardware Kit to the USB port and then press OK. From the window appears, select the ".bin" file from the Project you create by browsing for the generated ".bit file" under the ".runs" folder and program the board then press OK.
- 7. List the function table (truth table) and analyze the operation.

Checked by_____ Date ____

QUESTIONS

1. Name two applications of MUXs.

2. Given a 4-to-16 decoder with an enable line. Draw a block diagram showing how this decoder can be used as a 1-to-16 DEMUX.

Page 16 | 17

3. Given two 8-to-1 MUXs with enable lines, how do you make a 16-to-1 MUX? Draw the block diagram.

4. Given a 4-to-1 MUX (M4_1E in the symbol library), how do you obtain the Boolean function: ,

$$O = \overline{S1} S0 + S1 \overline{S0} ,$$

Show the external connection to the MUX. (Tips: Try to add the control circuits at the output, instead of inputs.)